

Compatibility of polycrystalline silicon gate deposition with HfO₂ and Al₂O₃ / HfO₂ gate dielectrics

D. C. Gilmer, R. Hegde, R. Cotton, R. Garcia, V. Dhandapani, D. Triyoso, D. Roan, A. Franke, R. Rai, L. Prabhu, C. Hobbs, J. M. Grant, L. La, S. Samavedam, B. Taylor, H. Tseng, and P. Tobin

Citation: *Applied Physics Letters* **81**, 1288 (2002); doi: 10.1063/1.1499514

View online: <http://dx.doi.org/10.1063/1.1499514>

View Table of Contents: <http://scitation.aip.org/content/aip/journal/apl/81/7?ver=pdfcov>

Published by the [AIP Publishing](#)

Articles you may be interested in

[Epitaxial SrO interfacial layers for HfO₂ – Si gate stack scaling](#)

Appl. Phys. Lett. **98**, 052908 (2011); 10.1063/1.3549202

[Impact of titanium addition on film characteristics of HfO₂ gate dielectrics deposited by atomic layer deposition](#)

J. Appl. Phys. **98**, 054104 (2005); 10.1063/1.2030407

[Electrical characteristics and suppressed boron penetration behavior of thermally stable HfTaO gate dielectrics with polycrystalline-silicon gate](#)

Appl. Phys. Lett. **85**, 2893 (2004); 10.1063/1.1795369

[Nitrogen incorporation engineering and electrical properties of high- k gate dielectric \(HfO₂ and Al₂O₃ \) films on Si \(100\) substrate](#)

J. Vac. Sci. Technol. B **22**, 1838 (2004); 10.1116/1.1775203

[Phosphorus ion implantation and POCl₃ doping effects of n + -polycrystalline-silicon/high-k gate dielectric \(HfO₂ and Al₂O₃ \) films](#)

Appl. Phys. Lett. **84**, 2868 (2004); 10.1063/1.1697646

The advertisement features a 3D cutaway of a mechanical part with a colorful stress or temperature distribution. The text 'Over 600 Multiphysics Simulation Projects' is prominently displayed in white and blue. A blue button with the text 'VIEW NOW >>' is located to the right. The COMSOL logo is in the bottom right corner.

Over 600 Multiphysics Simulation Projects

[VIEW NOW >>](#)

COMSOL

Compatibility of polycrystalline silicon gate deposition with HfO₂ and Al₂O₃/HfO₂ gate dielectrics

D. C. Gilmer,^{a)} R. Hegde, R. Cotton, R. Garcia, V. Dhandapani, D. Triyoso, D. Roan, A. Franke, R. Rai, L. Prabhu, C. Hobbs, J. M. Grant, L. La, S. Samavedam, B. Taylor, H. Tseng, and P. Tobin

Digital DNA Laboratories, Advanced Process Development and External Research, Motorola, 3501 Ed Bluestein Boulevard, Austin, Texas 78721

(Received 2 April 2002; accepted for publication 18 June 2002)

Polycrystalline-silicon (poly-Si) gate compatibility issues with HfO₂ and Al₂O₃ capped HfO₂ gate dielectrics are reported. It can be generally stated that chemical vapor deposition (CVD) silicon gates using silane deposited directly onto HfO₂ results in electrical properties much worse compared to similar HfO₂ films using platinum metal gates. However, depositing CVD silicon gates directly onto Al₂O₃ capped HfO₂ showed greater than a 10⁴ times reduction in gate leakage compared to the poly-Si/HfO₂ and poly-Si/SiO₂ controls of similar electrical thickness. © 2002 American Institute of Physics. [DOI: 10.1063/1.1499514]

Metal–oxide–semiconductor field-effect transistor devices have been aggressively scaled in order to improve performance, but the continuing push to decrease device feature size is limited by some of the physical properties of the current materials. Current technology forecasts show that deep submicron device scaling will soon require SiO₂ gate dielectrics be scaled to much less than 2 nm. It is generally accepted that such scaling will lead to increased tunneling currents from these very thin SiO₂ gate dielectrics resulting in an unacceptable power consumption and decreased reliability. One alternative is to replace SiO₂ with a material having a higher dielectric constant that will allow the use of a thicker, and therefore less leaky, gate dielectric. Towards this end, HfO₂ has been evaluated to replace SiO₂ as a gate dielectric due to its observed physical stability and calculated thermodynamic stability against silicon, and because it has a relatively high dielectric constant (~ 23)¹ and band gap (~ 5.8 eV).² However, we report herein physical and electrical results using metal–oxide–semiconductor capacitors (MOSCAPs) indicating an incompatibility of HfO₂ with a conventional polycrystalline silicon (poly-Si) gate process. Notably, chemical vapor deposition (CVD) poly-Si gate with a ZrO₂ gate dielectric has already been reported to show gross incompatibilities.^{3,4} Although data on devices using HfO₂ gate-dielectric and silicon gates have been reported, the CVD silicon gates used are often deposited at low temperatures ($< \sim 580$ °C) resulting in amorphous silicon which can lead to unacceptable dopant depletion effects.³ To circumvent the observed adverse results with the conventional poly-Si/HfO₂ gate stack, investigations of capping the HfO₂ with thin layers of atomic layer deposition (ALD)–Al₂O₃ before the poly-Si deposition were examined.

The HfO₂ gate dielectric was deposited on the silicon substrates by metalorganic chemical vapor deposition (MOCVD)⁵ using hafnium-tertiary-butoxide precursor at 550 °C. Thin Al₂O₃ capping layers were deposited at 300 °C

on top of some of the HfO₂ films using ALD⁶ with trimethylaluminum (TMA) precursor. Low pressure chemical vapor deposition (LPCVD) silicon gates were deposited using silane (SiH₄) at 620 or 540 °C. The 620 °C LPCVD silicon process is conventionally used for poly-Si gated devices with SiO₂ dielectrics. The 540 °C LPCVD silicon process results in amorphous silicon films as-deposited which become polycrystalline during the subsequent processing anneals. The silicon gates were implanted with the appropriate dopants, MOSCAPs were then fabricated using sidewall spacers, Co-silicide, and forming gas anneal.

Transmission electron microscopy (TEM) studies of the interface between the poly-Si gate and HfO₂ gate dielectric indicate no evidence of gross interfacial reaction even after dopant activation anneals of 1025 °C. However, when depositing the poly-Si on top of HfO₂ at conventional temperatures of 620 °C, a low density of very large polysilicon grains is observed. The dark field optical microscope displays these inhomogeneous grains as a bright spots or “starlight” [Fig. 1(a)]. Cross-sectional TEM [Fig. 1(b)] indicates an accelerated grain growth of poly-Si and the nucleation of these features occurs at or very near the HfO₂ surface.

The *I*–*V* electrical results for 620 °C poly-Si/HfO₂ MOSCAPs show very high leakage compared to similar electrical thickness HfO₂ films using platinum metal gates or similar electrical thickness poly-Si/SiO₂ controls. Use of




FIG. 1. (a) Dark-field optical image (500 \times) showing observed poly-Si starlight inhomogeneous grain growth. (b) Cross-sectional (XTEM) of a poly-Si starlight grain.

^{a)}Author to whom correspondence should be addressed; electronic mail: david.gilmer@motorola.com




FIG. 2. XTEM of the poly-Si/Al₂O₃ capped HfO₂ gate stack after a 1000 °C 30 s anneal.

poly-Si deposited at 540 °C on top of HfO₂ resulted in improved electrical properties compared to 620 °C poly-Si/HfO₂ and no inhomogeneous silicon grain growth was observed. However, leakage for these films was also very high compared to the platinum metal gate/HfO₂ results. Due to the very high leakage for 620 °C poly-Si/HfO₂ stacks, the capacitance–voltage curve is often anomalous and the maximum capacitance (C_{max}) becomes undeterminable.

Similar to poly-Si on HfO₂, cross-sectional TEM studies (Fig. 2) of poly-Si deposited on top of Al₂O₃ capped HfO₂ indicate no evidence of gross interfacial reaction even after dopant activation anneals of 1000 °C. Figure 3 shows the relationship of the observed inhomogeneous grain growth, or starlights (see Fig. 1), to the number of ALD cycles of Al₂O₃ applied on top the HfO₂. Ten cycles of ALD–Al₂O₃ is estimated to be close to one complete monolayer of Al₂O₃. Thus, Fig. 3 indicates that one monolayer of Al₂O₃ is sufficient to prevent the observed poly-Si inhomogeneous grain growth seen with the poly-Si/HfO₂ gate-stack. Figure 4 shows the I – V electrical results for boron-implanted 620 °C deposited poly-Si gate/ALD–Al₂O₃ capped MOCVD–HfO₂ MOSCAPs. Upon adjusting for flatband-voltage (V_{fb}) differences, an observed leakage reduction greater than a 10⁴ times is measured for ALD–Al₂O₃ capped HfO₂ compared to films with the 620 °C poly-Si gate deposited directly on to HfO₂ or SiO₂ controls of similar electrical thickness.

We speculate that the observed inhomogeneous grain growth is caused by a low density of locally hafnium rich sites on the polycrystalline HfO₂ surface which promote poly-Si nucleation and rapid grain growth. These hafnium rich sites are attributed to local reduction of the HfO₂ surface in the poly-Si deposition ambient. The inhomogeneous grain




FIG. 3. Density of observed starlight inhomogeneous grains vs the number of ALD–Al₂O₃ cycles (1 cycle = TMA pulse + H₂O pulse).




FIG. 4. I – V data for similar electrical thickness films with 620 °C LPCVD Si-gate and HfO₂, SiO₂, or ALD–Al₂O₃ capped HfO₂ dielectrics.

growth is thought to be related to the reported metal induced lateral crystallization of amorphous silicon films in which contact of the amorphous film with metals causes very large grains to grow.^{7,8} Partial coverage of HfO₂ by amorphous Al₂O₃ can cover some of these hafnium rich sites (i.e., local HfO₂ sites susceptible to reduction during poly-Si deposition) but also adds nucleation sites at the Al₂O₃/HfO₂ border. As the amorphous Al₂O₃ approaches complete coverage of the HfO₂, the density of available sites for rapid poly-Si growth decreases until at approximately one monolayer Al₂O₃ coverage, none of these sites are available and no starlight is observed.

Thermodynamic calculations using bulk material data do not predict a reaction for HfO₂ with silicon⁹ or SiH₄¹⁰ at the process temperatures and pressures used. However, bulk thermodynamic values are not generally applicable to atoms at grain boundaries or surfaces of ultrathin films. The high leakage current may be related to a partial reduction of HfO₂ at grain boundaries and more probably, at grain boundary triple points where bonding is least perfect. Thus, one plausible reaction could be a reduction of HfO₂ at the grain boundaries during the CVD–Si process by SiH₄, or its decomposition by-products, which leads to high leakage currents perhaps by trap assisted tunneling. When the HfO₂ is capped with a thin amorphous Al₂O₃ layer, the adverse reaction between HfO₂ and SiH₄ is prevented resulting in the low leakage expected for an insulating film.

In summary, it can be generally stated that LPCVD silicon gate using SiH₄ deposited directly onto HfO₂ resulted in (1) a low density of large poly-Si grains and (2) much higher leakage compared to similar HfO₂ films using Pt metal gates and poly-Si/SiO₂ controls. However, conventional LPCVD silicon gates deposited at 620 °C on ALD–Al₂O₃ capped HfO₂ resulted in the absence of large inhomogeneous poly-Si grains and well behaved capacitors with greater than a 10⁴ times reduction in gate leakage compared to films with the 620 °C poly-Si gate deposited directly on to HfO₂ or 620 °C poly-Si/SiO₂ controls of similar electrical thickness. We attribute the two observed adverse phenomena for conventional poly-Si deposited directly on HfO₂ to a partial reduction of the HfO₂ by the poly-Si deposition ambient. In the first case (1) the partial reduction occurs locally on the HfO₂ surface, while in the second case (2) the partial reduction occurs at grain boundary triple points.

The authors gratefully acknowledge important discussions with Joe Mogab. Thanks are due also to A. Korin, M. Stoker, B. Potapkin, and A. Bagatur'yants for valuable theoretical discussions, and to D. Sieloff and the Physical Analysis Laboratory for support. The authors also appreciate the Dan Noble Center pilot line for wafer processing.

¹K. Yamada, Extended Abstracts of the 18th Conference on Solid State Devices and Materials, Tokyo, 1986, pp. 257–60.

²S.-G. Lim, S. Kriventsov, T. Jackson, J. H. Haeni, D. G. Schlom, A. M. Balbashov, R. Uecker, P. Reiche, J. L. Freeouf, and G. Lucovsky, *J. Appl. Phys.* **91**, 4500 (2002).

³Y. Kim, G. Gebara, M. Freiler, J. Barnett, D. Riley, J. Chen, K. Torres, J. Lim, B. Foran, F. Shaapur, A. Agarwal, P. Lysaght, G. A. Brown, C. Young, S. Borthakur, H.-J. Li, B. Nguyen, P. Zeitzoff, G. Bersuker, D.

Derro, R. W. Murto, A. Hou, H. R. Huff, E. Shero, C. Pomarede, M. Givens, M. Mazanez, and C. Werkhoven, *Tech. Dig. - Int. Electron Devices Meet.* **2001**, 20.2.1 (2001).

⁴E. P. Gusev, E. Cartier, D. A. Buchanan, M. Gribelyuk, M. Copel, H. Okorn-Schmidt, and C. D'Emic, *Microelectron. Eng.* **59**, 341 (2001).

⁵S. Sayan, S. Aravamudhan, B. W. Busch, W. H. Schulte, F. Cosandey, G. D. Wilk, T. Gustafsson, and E. Garfunkel, *J. Vac. Sci. Technol. A* **20**, 507 (2002).

⁶P. Ericsson, S. Bengtsson, and J. Skarp, *Microelectron. Eng.* **36**, 91 (1997).

⁷K. H. Lee, Y. K. Fang, and S. H. Fan, *Electron. Lett.* **35**, 1108 (1999).

⁸S. Y. Yoon, K. H. Kim, C. O. Kim, J. Y. Oh, and J. Jang, *J. Appl. Phys.* **82**, 5865 (1997).

⁹M. Gutowski, J. E. Jaffe, C.-L. Liu, M. Stoker, R. I. Hegde, R. S. Rai, and P. J. Tobin, *Appl. Phys. Lett.* **80**, 1897 (2002).

¹⁰M. Stoker, Motorola, Internal calculations (unpublished).