- 11. C. A. Johnson, Metallography Principles and Procedures, Leco Corp., St. Joseph, MI (1987).
- 12. M. J. Graham and M. Cohen, This Journal, 119, 879 (1972).
- B. A. Pint, Ph.D. Thesis, MIT, Cambridge, MA (1992).
  R. L. Nelson, J. D. Ramsey, J. L. Woodhead, J. A. Cairns, and J. A. Crossley, *Thin Solid Films*, 81, 329 (1981).
- 15. H. P. Klug and L. E. Alexander, X-Ray Diffraction Procedures, John Wiley and Sons, New York (1974). 16. A. W. Harris, J. S. Brown, and A. Atkinson, Harwell
- Report AERE-R 13742 (1990). 17. A. Atkinson and R. I. Taylor, *Philos. Mag.*, A39, 581
- (1979).
- 18. T. N. Rhys-Jones, H. J. Grabke, and H. Kudielka, Corros. Sci., 27, 49 (1987).
- 19. D. P. Moon and M. J. Bennett, Mater. Sci. Forum, 43, 269 (1989).
- 20. V. A. C. Haanappel, T. Fransen, B. Geerdink, P. J. Gellings, and M. F. Stroosnijder, Oxide. Met., 35, 405 (1991)
- 21. A. T. Chadwick and R. I. Taylor, International Congress on Metallic Corrosion, Toronto, 3, 381 (1984). 22. R. J. Hussey, P. Papaiacovou, J. Shen, D. F. Mitchell,
- and M. J. Graham, *Mat. Sci. Eng.*, A120, 147 (1989). 23. P. Papaiacovou, R. J. Hussey, D. F. Mitchell, and M. J. Graham, *Guiner Grander and M. J.*
- Graham, Corros. Sci., 30, 451 (1990).

# **Tantalum Oxide Thin Films for Dielectric Applications** by Low-Pressure Chemical Vapor Deposition

## Physical and Electrical Properties

### William R. Hitchens, Wilbur C. Krusell,\*,<sup>a</sup> and Daniel M. Dobkin

Watkins-Johnson Company, Scott's Valley, California 95066

#### ABSTRACT

High quality  $Ta_2O_5$  films suitable for 64 Mb DRAM use have been deposited by low-pressure chemical vapor deposition (LPCVD) from  $Ta(OC_2H_5)_5$  (tantalum pentaethoxide) and oxygen. The films have been deposited on silicon, polysilicon, and SiO<sub>2</sub>. Thickness reproducibility, across-the-wafer uniformity, and conformality and step-coverage all are excellent. As-deposited films are amorphous with smooth surfaces. Annealed films are polycrystalline, and their surfaces are characterized by 2 nm high,  $1 \, \mu$ m diam nucleation centers surrounded by circular crystallization fronts. The films must be annealed to get acceptable leakage currents. Leakage currents for annealed 10 to 40 nm Ta<sub>2</sub>O<sub>5</sub> films are independent of film thickness and are  $\leq 10^{-9}$  Å/cm<sup>2</sup> at a gate voltage of 1.5 V. Effective dielectric constants decrease with Ta<sub>2</sub>O<sub>5</sub> film thickness. The smallest observed equivalent SiO<sub>2</sub> thickness,  $t_{\text{ox,eff}}$ , is 3.5 nm for 7.5 nm Ta<sub>2</sub>O<sub>5</sub>/Si. The minimum practical  $t_{\text{ox,eff}}$  for the Ta<sub>2</sub>O<sub>5</sub>/Si system is approximately 3 nm. These electrical results are explained by the presence of a thin SiO<sub>2</sub> layer at the Ta<sub>2</sub>O<sub>5</sub>/Si interface. The SiO<sub>2</sub> layer dominates the electrical behavior of thin annealed Ta<sub>2</sub>O<sub>5</sub> films on Si. Effects of the surface structure and minimum  $t_{\text{ox,eff}}$  on device integration are discussed.

The increasing densities of metal oxide semiconductordynamic random access memories (MOS-DRAMs) and of other integrated circuits have reduced the cell area available for capacitors with no corresponding decrease in their capacitance<sup>1,2</sup> and has put ever-increasing demands on the design of these capacitors and on the performance of their dielectrics. Two approaches are being used to solve this problem. The first is to develop three-dimensional capacitor structures such as stacked<sup>3</sup> or trench<sup>4</sup> structures, thus increasing the capacitor storage area without increasing the cell area. The second is to use higher dielectric constant materials to replace the SiO<sub>2</sub>-based (ON or ONO) dielectrics presently used for capacitors, because shrinking cell areas have forced the reduction of SiO<sub>2</sub>-based dielectric thicknesses to near their minimum useful values. They cannot be used below about 4 nm thickness because of increased leakage currents due to tunneling.<sup>5</sup> Ta<sub>2</sub>O<sub>5</sub> is an attractive candidate for replacing SiO<sub>2</sub>-based dielectrics because of its higher dielectric constant, low leakage currents, and reasonable breakdown voltages.<sup>6-17</sup>

This paper discusses the development of CVD Ta<sub>2</sub>O<sub>5</sub> for such dielectric applications. Included are descriptions of the Ta<sub>2</sub>O<sub>5</sub> CVD process, annealing conditions, and the physical and electrical properties of the films when deposited on silicon, polysilicon, and CVD SiO<sub>2</sub>.

#### Experimental

The  $Ta_2O_5$  was deposited in a Watkins-Johnson SELECT<sup>TM</sup> 7000P single-wafer reactor by LPCVD. A schematic diagram of this reactor is shown in Fig. 1. The reactants used are oxygen and tantalum pentaethoxide,  $Ta(OC_2H_5)_5$ . The tantalum pentaethoxide is vaporized in a

Electrochemical Society Active Member.

Present address, OnTrack Systems, Incorporated, Milpitas, CA 95035.

custom-designed, labyrinth-type bubbler and is transported to the reaction chamber with N<sub>2</sub> carrier gas. There is a run-vent valve between the bubbler and the reaction chamber. This valve provides the precise control of Ta(OC<sub>2</sub>H<sub>5</sub>)<sub>5</sub> needed to yield acceptable run-to-run reproducibility in film properties. The reactants are injected into the reaction chamber with especially designed gas distribution manifold. It consists of several concentric circular gas channels, each with its own set of adjustable nozzles. The  $O_2$  and  $Ta(OC_2H_5)_5$  are not premixed but rather alternate between adjacent channels. This alternation prevents prereaction, ensures adequate distribution in the chamber, and the adjustable nozzles allow for easy tuning of reactant delivery to optimize the uniformity of the films. Although the reactor is a cold-wall reactor, the Ta precursor delivery lines and the gas distribution manifold must be heated above the temperature of the bubbler to prevent condensation of the Ta(OC<sub>2</sub>H<sub>5</sub>)<sub>5</sub>.

During deposition, the wafer is supported on a quartz platform in near-vertical position. This position reduces the probability of particle deposition on the wafer.<sup>18</sup> The platform is heated by a concentric 3-zone heater. The temperatures of the three zones are independently controlled and are set to give uniform wafer temperature during deposition, a necessity for achieving optimum Ta<sub>2</sub>O<sub>5</sub> uniformity.

Typical deposition conditions are shown in Table I. These conditions were chosen to optimize both the physical and electrical properties of the Ta<sub>2</sub>O<sub>5</sub>.

In some cases, we deposited a thin film of SiO<sub>2</sub> prior to the Ta<sub>2</sub>O<sub>5</sub> deposition. The SiO<sub>2</sub> was deposited in a separate reactor of similar configuration, employing hexamethyldisiloxane (HMDSo,  $Si_2(OCH_3)_6$ ) and ozonated oxygen as reactants. We used an organic precursor instead of silane due to the superior conformality obtained by these meth-



Fig. 1. Schematic Diagram of SELECT<sup>™</sup> LPCVD Reactor.

ods;<sup>19</sup> we felt that a conformal thin film would be relatively insensitive to particulate contamination. The thickness of the films was monitored by ellipsometry, referenced to a wafer freshly stripped in HF and presumed to represent a clean surface. Deposition conditions are given in Table II.

The substrates used for the Ta<sub>2</sub>O<sub>5</sub> depositions were either <100> p-type Si, <100> n<sup>+</sup> Si, or n<sup>+</sup> polysilicon. All were 150 mm diameter. They received three different surface treatments; as received for p-type and n<sup>+</sup> prime Si wafers, HF dip before CVD, and HF dip plus 3 nm of CVD SiO<sub>2</sub> from HMDSo and O<sub>3</sub>. Those wafers that got Ta<sub>2</sub>O<sub>5</sub> CVD as-received were first characterized by total x-ray fluorescence (TXRF) to ensure surface cleanliness. We observed no significant differences in the physical or electrical characteristics of Ta<sub>2</sub>O<sub>5</sub> deposited on as-received *vs*. HF-dipped substrates.

After deposition, most of the films were annealed to stabilize their physical and electrical properties and to reduce their leakage currents.<sup>10,13</sup> All the anneals were done in dry  $O_2$  in a horizontal tube furnace at 800°C for 30 min. These annealing conditions were chosen to optimize the desired physical and electrical properties of the films. Lower anneal temperatures and shorter anneal times gave higher leakage currents, while higher anneal temperatures and longer times resulted in lower dielectric constants. We chose to anneal in dry  $O_2$  because films annealed in dry  $O_2$  exhibited lower leakage currents than films annealed in dry  $O_2$  to ensure that the Ta<sub>2</sub>O<sub>5</sub> would remain fully oxidized during the could be reduced during the anneal. The Ta<sub>2</sub>O<sub>5</sub> could be reduced during the anneal if there were

Table I. Typical Ta<sub>2</sub>O<sub>5</sub> CVD deposition conditions.

Deposition parameter	Typical value		
O <sub>2</sub> flow	100 sccm		
Bubbler N <sub>2</sub> flow	100 sccm		
$O_2/Ta(OC_2\tilde{H}_5)_5$ ratio	60/1		
$Ta(OC_2H_5)_5$ bubbler temperature	110°C		
Delivery line temperature	135°C		
Manifold temperature	$135^{\circ}C$		
Wafer deposition temperature	450 to 470°C		
Chamber pressure	600 mTorr		
Deposition rate	7.5 nm/min		
Thickness uniformity	$\leq 1.2\%$ one sigma		
$C_{\min} - C_{\max}$ (10 nm films)	$0.2 \text{ fF}/\mu m^2 (1.1\%)$		
Thickness reproducibility	$\leq 1.0\%$ one sigma		
Particles added (10 nm)	$\leq 0.2/\text{cm}^2$ larger than 0.08 $\mu\text{m}^2$		

Table II. Typical SiO<sub>2</sub> deposition conditions from HMDSo.

Deposition parameter	Typical value		
Temperature	380°C		
Pressure	2 Torr		
Oxygen + ozone flow	2 slpm		
Ozone concentration	$125 \text{ g/m}^3$		
HMDSo flow	125 seem		
Deposition time	30 s		
Film thickness	3 nm		

a solid-phase reaction at the Ta<sub>2</sub>O<sub>5</sub>/Si interface which forms SiO<sub>2</sub> and suboxides of tantalum. The presence of O<sub>2</sub> during the anneal would reoxidize the reduced tantalum, thus preserving the stoichiometry of the film.

The films' physical properties have been characterized by Auger electron spectroscopy (AES), scanning electron microscopy (SEM), atomic force microscopy (AFM), transmission electron diffraction (TED), and plan and cross-sectionaltransmission electron microscopy (TEM). Their thicknesses and uniformities have been measured by a Prometrix SpectraMap<sup>TM</sup> and by ellipsometer. Their particle counts have been measured by a Tencor Model 5500. Their electrical properties have been assessed by 1 MHz capacitance-voltage (C-V) and quasi-static currentvoltage (I-V) measurements. For these measurements, MOS capacitors were made using 0.5 and 1 mm Hg contacts. We have determined that there is no significant difference in the electrical results between Hg and sputtered W contacts.

#### Results and Discussion

*Physical Data.*—Transmission electron diffraction measurements indicate the films are amorphous as-deposited and polycrystalline after annealing. Auger electron spectroscopy measurements establish that the Ta<sub>2</sub>O<sub>5</sub> is stoichiometric as-deposited with O:Ta ratio of  $2.5 \pm 0.05$ :1. There was no detectable change in the stoichiometry of the films after the O<sub>2</sub> anneal discussed above. There are no detectable impurities in the Ta<sub>2</sub>O<sub>5</sub>. This result indicates carbon incorporation levels about 0.1 atomic percent (a/o) or less, the resolution limit of AES for carbon.

As shown in Table I, deposition rates are 7.5 nm/min. This yields a deposition time of about 1 min for the 7 to 10 nm needed for 64 Mbytes and larger DRAM capacitors.<sup>12,15,20</sup> We have observed no incubation time or any surface sensitivity with the  $Ta_2O_5$  depositions: the deposition rate is the same whether the  $Ta_2O_5$  is deposited on Si prime wafers, HF-stripped prime wafers, polysilicon, or SiO<sub>2</sub>. Run-to-run thickness reproducibility for as-deposited films is excellent, with one sigma  $\leq 1.0\%$  for several consecutive 10 nm runs. This figure is at or below the limit of resolution of the ellipsometer used to make the measurements.

Prometrix<sup>™</sup> 49-point thickness measurements on 40 nm films show excellent uniformity. The typical standard deviation is ≤1.2% for the deposition conditions given in Table I. 10 nm films measured by ellipsometer show similar uniformities. To obtain such uniformities, it is necessary to adjust the nozzles in the gas distribution manifold to give reasonably uniform reactant delivery to the substrate. Once such uniform gas flow has been established, the principal factor affecting thickness uniformity is the temperature uniformity of the substrate. An across-the-substrate temperature variation no greater than ±1.5°C is needed to obtain the thickness uniformity stated above.

Another measure of the uniformity of a dielectric film is the range of maximum capacitance  $C_{\rm max}$  to minimum capacitance  $C_{\rm min}$  which one would expect for MOS capacitors across a typical device wafer. We have made such measurements on several 10 nm annealed Ta<sub>2</sub>O<sub>5</sub> films with 0.5 mm diam MOS capacitors. For the typical film,  $C_{\rm max}$  is 8.8 fF/  $\mu$ m<sup>2</sup> and  $C_{\rm min}$  is 8.6 fF/ $\mu$ m<sup>2</sup>. This gives a  $C_{\rm max} - C_{\rm min}$  of 0.2 fF/  $\mu$ m<sup>2</sup>, or about 1.1%. These results confirm the excellent uniformity of the Ta<sub>2</sub>O<sub>5</sub> film.

Conformality and step-coverage are excellent. Figure 2 is a cross-sectional SEM of 100 nm as-deposited  $Ta_2O_5$  in a



Fig. 2. Cross-sectional SEM of 100 nm Ta\_2O\_5 in 0.35  $\mu m$  wide  $\times$  0.70  $\mu m$  deep polysilicon trench.

 $0.35~\mu m$  wide  $\times~0.70~\mu m$  deep polysilicon trench. Conformality is >90%, and coverage is good at the bottom corners of the trench.

Figure 3 is a high resolution cross-sectional TEM of 10 nm annealed Ta<sub>2</sub>O<sub>5</sub> on n<sup>+</sup> polysilicon with 3 nm of CVD SiO<sub>2</sub> at the Ta<sub>2</sub>O<sub>5</sub>/polysilicon interface. The SiO<sub>2</sub> was deposited by LPCVD in a SELECT<sup>TM</sup> S7000P reactor from HMDSo and O<sub>3</sub>. Its function was to provide a reproducible high quality SiO<sub>2</sub> layer between the Ta<sub>2</sub>O<sub>5</sub> and the polysilicon. Four layers are visible, (*i*) the polysilicon and the Ta<sub>2</sub>O<sub>5</sub>, (*iii*) 10 nm of Ta<sub>2</sub>O<sub>5</sub>, and (*iv*) an epoxy overlay used to facilitate the TEM sample preparation. The SiO<sub>2</sub> layer is amorphous, while atomic planes are faintly visible in the Ta<sub>2</sub>O<sub>5</sub> layer and clearly visible in the polysilicon. This visibility indicates that the Ta<sub>2</sub>O<sub>5</sub> was crystallized by the annealing process. The interfaces are planar with no sign of encroachment of the Ta<sub>2</sub>O<sub>5</sub> upon the SiO<sub>2</sub> during CVD or anneal.

Figure 4 is a high contrast cross-sectional TEM of an annealed 10 nm Ta<sub>2</sub>O<sub>5</sub> film deposited in a 0.35  $\mu$ m wide  $\times$  1.0  $\mu$ m deep polysilicon trench. The image was taken at the bottom corner of the trench. The film is highly conformal with no cracks or voids. The Ta<sub>2</sub>O<sub>5</sub> at the bottom of the



Fig. 3. Cross-sectional TEM of annealed 10 nm  $Ta_2O_5/3$  nm SiO<sub>2</sub>/polysilicon: top surface of trench structure.



Fig. 4. Cross-sectional TEM of bottom corner of annealed 10 nm  $Ta_2O_5$ /polysilicon: bottom corner of trench structure.

trench is approximately 10 nm thick, thus confirming that conformality is  $\geq 90\%$ . A thin amorphous layer is faintly visible at the Ta<sub>2</sub>O<sub>5</sub>/polysilicon interface. We show later that this is consistent with the presence of a SiO<sub>2</sub>-rich layer approximately 2 nm thick which forms during anneal.

Figure 5 is the AFM two-dimensional profile of a (100) prime Si control wafer. It shows the fine structure characteristic of polished Si surfaces. Its rms roughness is 0.4 nm. Figures 6, 7, and 8 are the AFM images of  $10 \text{ nm Ta}_2O_5$  films deposited on other Si wafers from the same lot of prime wafers. Figure 6 is the AFM 2-dimensional profile for an unannealed film. It indicates a smooth surface similar to that of the control Si wafer. Its rms roughness is 0.2 nm. From this we conclude that thin Ta<sub>2</sub>O<sub>5</sub> films are smooth as-deposited.

Figures 7 and 8 are AFM images of a 10 nm annealed film. Figure 7 shows the three-dimensional surface topography of the film, and Fig. 8 is the 2-dimensional profile of a scan across its surface. The annealed Ta<sub>2</sub>O<sub>5</sub> surface shows unexpected surface structure. It is dominated by mounds that are approximately 1  $\mu$ m in diam, 2 nm in height, and which lie randomly scattered every few micrometers over the wafer surface. Cross-sectional TEM of these films indicates that these mounds are caused by localized thickening of the



Fig. 5. AFM 2-dimensional profile of <100> Si wafer.



Fig. 6. AFM 2-dimensional profile of 10 nm unannealed Ta<sub>2</sub>O<sub>5</sub>/Si.

films, not by selective lifting of the film from the substrate. Surrounding these mounds are concentric rough rings that appear to be centered about each mound. At the point where these rings contact each other, they form interference like patterns. We propose that this structure reflects the process of crystallization of the  $Ta_2O_5$  during the anneal. Each mound represents a crystal nucleation site, and the rings represent polycrystalline nucleation fronts that radiate outward from the central nucleation site. Sites which nucleate the earliest during the anneal have the largest rings surrounding them. This AFM image would explain the findings of grain boundaries and weak spots previously reported in  $Ta_2O_5$ .<sup>10,21,22</sup>

Figure 9 is a plan TEM image of the same 10 nm annealed film seen in Fig. 7 and 8. It shows remarkable crystalline structure, and is similar to images of annealed sputtered Ta<sub>2</sub>O<sub>5</sub> previously published.<sup>21,22</sup> Most of the Ta<sub>2</sub>O<sub>5</sub> crystals are highly elongated. They range in size from about 0.1  $\mu$ m wide to several micrometers long. The dark bands that appear in the crystals are bend contours, artifacts of the TEM process. There are two distinct regions in the TEM image. In the center, there is a round mass of relatively small Ta<sub>2</sub>O<sub>5</sub> crystals approximately 1 µm in diam. We feel this is one mound, or nucleation center, imaged by AFM in Fig. 7 and 8. Surrounding it, there are regions of large elongated parallel crystals. These crystals may represent the nucleation rings imaged by AFM. This surface structure for 10 nm films also is visible clearly with Nomarski interference contrast microscopy, though not in the detail afforded by AFM and TEM.

The surface roughness demonstrated by AFM and TEM may have a considerable impact on  $C_{\text{max}} - C_{\text{min}}$  for DRAM capacitors. Assuming the capacitor has a  $\leq 10$  nm Ta<sub>2</sub>O<sub>5</sub>,



Fig. 8. AFM 2-dimensional profile of 10 nm annealed Ta<sub>2</sub>O<sub>5</sub>/Si film.

one expects  $C \approx 9$  fF/cm<sup>2</sup> based on the  $C_{max}$  and  $C_{min}$  data given above. To obtain the 35-40 fF needed for a typical DRAM storage cell,<sup>23</sup> the DRAM capacitor must be approximately 4  $\mu$ m<sup>2</sup> in area. This area is significant because the size of the capacitor is approximately the same as the size of the nonuniform surface structure of the annealed Ta<sub>2</sub>O<sub>5</sub>. If a storage capacitor lies on top of a mound, it probably has markedly different capacitance from one that does not lie on such a mound, possibly as much as several percent. The mean thickness of the Ta<sub>2</sub>O<sub>5</sub> is greater for the capacitor on the mound, and the dielectric constants of the Ta<sub>2</sub>O<sub>5</sub> under each capacitor may be different due to different orientation of the crystals in the mound *vs*. those in the surface surrounding it.<sup>17</sup> This potential problem must be studied carefully during device integration of Ta<sub>2</sub>O<sub>5</sub>.

*Electrical Data.*—I-V measurements have been made on the films using a quasi-static measurement technique. The voltage on the sample is stepped and held for several seconds, then the current is sampled. This sampling provides more accurate leakage current measurements than swept voltage because it eliminates the spurious displacement currents (charging of the MOS capacitor) inherent in swept voltage measurements. The noise floor for these quasistatic I-V measurements is in the mid to high  $10^{-11}$  A/cm<sup>2</sup> range.

Figure 10 shows the current density vs. voltage measurement for four  $Ta_2O_5$  films on p-type Si substrates. The samples were illuminated so that an inversion layer of electrons forms at the oxide/Si interface when biased into depletion. The films are 10 nm as-deposited, and 10, 19, and 39 nm annealed. The leakage current for the unannealed



Fig. 7. AFM 3-dimensional topograph of 10 nm annealed Ta<sub>2</sub>O<sub>5</sub>/Si.



Fig. 9. TEM image of 10 nm annealed Ta<sub>2</sub>O<sub>5</sub> film.



Fig. 10. Current density vs. voltage for Ta<sub>2</sub>O<sub>5</sub>/Si.

 $Ta_2O_5$  is several orders of magnitude higher than for annealed  $Ta_2O_5$ . This higher magnitude demonstrates the necessity for annealing  $Ta_2O_5$  to get acceptable leakage currents.

The leakage currents for the 10, 19, and 39 nm annealed films are almost identical to each other, with the thinner films being slightly superior to the thicker ones. This superiority indicates that the leakage current of thin annealed  $Ta_2O_5$  is virtually independent of the film thickness over a wide range of applied voltages (-3 V to +3 V). Some factor other than the thickness of the annealed  $Ta_2O_5$  film limits its leakage current. The data are replotted in Fig. 11 as a function of calculated electric field in the  $Ta_2O_5$ , the method normally used to plot  $Ta_2O_5$  I-V data. It is apparent that this approach obscures the simple pattern evident in Fig. 10, and hence is a less desirable format.

The minimum in leakage current that occurs between +0.5 and 1 V in Fig. 10 appears to be due to flatband voltage shift of the MOS capacitors by negative charge in the oxide or at the oxide/Si interface. All the J-V curves saturate at about  $10^{-6}$  A/cm<sup>2</sup> for positive biases. This saturation implies that the dominant leakage current mechanism for these samples under positive bias is injection of photogenerated minority carriers (electrons) at the oxide/Si interface.



Fig. 12. Current density vs. voltage for annealed  $Ta_2O_5$  on p-type and on  $n^{\star}$  Si.

Figure 12 is a comparison of leakage current data for 10 nm annealed  $Ta_2O_5$  on p-type and n<sup>+</sup> Si substrates. They are comparable except that the current for the n<sup>+</sup> Si does not saturate in forward bias (accumulation) and the n<sup>+</sup> Si does not exhibit the minimum in leakage current present for p-type Si at 0.5 to 1 V. The data appear to be shifted 0.25 to 0.5 V relative to each other, with the n<sup>+</sup> J-V data shifted more positive than the p-type data.

Figure 13 is a comparison of J-V curves for three annealed Ta<sub>2</sub>O<sub>5</sub> films, all 10 nm thick: (*i*) n<sup>+</sup> Si, (*ii*) n<sup>+</sup> polysilicon, and (*iii*) 3 nm of SiO<sub>2</sub> deposited on n<sup>+</sup> Si. The SiO<sub>2</sub> was deposited from HMDSo and O<sub>3</sub> by the process in Table II. The J-V curves for n<sup>+</sup> Si and n<sup>+</sup> polysilicon are nearly identical up to +1.5V. This similarity is typical of our results with polysilicon, which exhibits nearly identical leakage current behavior to <100> Si. 1.5 V is generally accepted as the maximum voltage used for storage capacitors in 64 Mbyte and 256 Mbyte low power DRAMs.<sup>12,20,23</sup> Leakage current is  $\leq 1e-9$  A/cm<sup>2</sup> for both n<sup>+</sup> Si and n<sup>+</sup> polysilicon at this voltage.

We deposited the  $SiO_2$  between the  $Ta_2O_5$  and the Si for two reasons: to control the  $Ta_2O_5/Si$  interface during anneal and to determine its effect on the leakage currents and effective dielectric constants of  $Ta_2O_5$ . Leakage currents are





Fig. 13. Current density vs. voltage for annealed  $Ta_2O_5$  on  $n^+$  Si,  $n^+$  polysilicon, and 3 nm CVD SiO<sub>2</sub>/ $n^+$  Si.

Downloaded on 2015-03-09 to IP 193.61.135.80 address. Redistribution subject to ECS terms of use (see ecsdl.org/site/terms\_use) unless CC License in place (see abstract).

Table III. Effective dielectric constants of Ta<sub>2</sub>O<sub>5</sub> films.

Ta <sub>2</sub> O <sub>5</sub> thickness (nm)	Substrate	Annealed	$\epsilon_{\rm eff}$	t <sub>ox,eff</sub> (nm)	${{Ta_2O_5}\atop{dielectric}}$
7.5	<100> Si	ves	8.3	3.5	24
10	<100> Si	ňo	12.4	3.1	N/A
10	<100> Si	ves	9.9	3.9	24
10	3 nm CVD SiO <sub>2</sub> /	yes	9.4	4.1	N/A
	<100> Si				
18	<100> Si	yes	13.9	5.0	26
19	<100> Si	yes	15.0	4.9	<b>28</b>
26	<100> Si	yes	18.5	5.5	32
39	<100> Si	yes	24.2	6.2	39

lower and breakdown voltages higher with the 3 nm of  $SiO_2$  than for  $Ta_2O_5$  on a bare Si surface. As is shown in Table III, this improvement was achieved with little effect on the effective dielectric constant and equivalent oxide thickness of the film. We also saw a significant improvement in interfacial and bulk electron trapping for the samples with the interfacial CVD  $SiO_2$  layer. We present these data in detail in a future publication.

Table III lists the effective dielectric constants ( $\epsilon_{\rm eff}$ ) and equivalent SiO<sub>2</sub> thicknesses ( $t_{\rm ox,eff}$ ) for various Ta<sub>2</sub>O<sub>5</sub> layers deposited on Si wafers. As shown in Fig.14, the effective dielectric constant of annealed Ta<sub>2</sub>O<sub>5</sub> films rises with increasing thickness. This trend has been reported previously, and has been attributed to the formation of a SiO<sub>2</sub>-rich layer at the Ta<sub>2</sub>O<sub>5</sub>/Si interface during anneal.<sup>10,13,14</sup> The thin amorphous layer we observe in Fig. 4 at the Ta<sub>2</sub>O<sub>5</sub>/polysilicon interface is consistent with the presence of a SiO<sub>2</sub> layer after anneal. Such a layer may form either due to reaction of the Si with oxygen that has diffused through the Ta<sub>2</sub>O<sub>5</sub>, or due to a solid-phase reaction between the Ta<sub>2</sub>O<sub>5</sub> and the Si. When we fit a second-order polynomial to the data, the extrapolated curve intersects the *y*-axis ( $\epsilon_{\rm eff}$ ) at 3.7, close to the dielectric constant of SiO<sub>2</sub>.

The SiO<sub>2</sub> and the Ta<sub>2</sub>O<sub>5</sub> layers act as series capacitors. Because the dielectric constant of SiO<sub>2</sub> is so much lower than that of the annealed Ta<sub>2</sub>O<sub>5</sub>, generally reported as about 25, <sup>6-8</sup> the SiO<sub>2</sub> layer dominates the effective dielectric constant of the film for thin Ta<sub>2</sub>O<sub>5</sub> layers, causing it to decrease. Also, the effective dielectric constant for the 10.0 nm film is lower after anneal (9.9) than before (12.4). This effect probably is due to the growth of the interfacial SiO<sub>2</sub> layer during anneal.

Figure 15 is a graph of equivalent oxide thickness  $t_{\text{ox,eff}} vs$ . the thickness of the annealed Ta<sub>2</sub>O<sub>5</sub> CVD layer.  $t_{\text{ox,eff}}$  falls with decreasing Ta<sub>2</sub>O<sub>5</sub> thickness. Its lowest value is 3.5 nm





Fig. 15. Equivalent oxide thickness vs. annealed  $Ta_2O_5$  film thickness.

for 7.5 nm Ta<sub>2</sub>O<sub>5</sub>. If we fit a second-order polynomial to the data, it intersects the  $t_{ox,eff}$  axis at about 2.3 nm. This figure agrees with interfacial SiO<sub>2</sub> layer thicknesses reported by other authors.<sup>9,11,14</sup>

Table III includes a calculation, using a series capacitance model, of the actual dielectric constant of annealed Ta<sub>2</sub>O<sub>5</sub>/Si assuming that there is 2.3 nm SiO<sub>2</sub> at the Ta<sub>2</sub>O<sub>5</sub>/Si interface. For Ta<sub>2</sub>O<sub>5</sub> thicknesses less than about 20 nm, the calculated dielectric constant of the Ta<sub>2</sub>O<sub>5</sub> is nearly constant and is between 24 and 28. For films greater than 20 nm, the calculated dielectric constant of the Ta<sub>2</sub>O<sub>5</sub> layer rises with increasing thickness. This effect may be due to changes in the properties of thicker Ta<sub>2</sub>O<sub>5</sub> layers.<sup>12,17,22</sup>

These results explain the invariance of leakage current with  $Ta_2O_5$  thickness shown in Fig. 10. The behavior of the dielectric constant data for thin  $Ta_2O_5$  is explained by the presence of a thin, constant-thickness  $SiO_2$  layer at the  $Ta_2O_5/Si$  interface. If the resistance of this layer is significantly higher than that of the  $Ta_2O_5$  layers which overlie it, then the overall resistance of the film is dominated by the  $SiO_2$  layer and is constant.  $Ta_2O_5$  thickness does not have a significant effect on leakage current. Leakage current instead is dependent on the voltage across the film, not the computed electric field in the  $Ta_2O_5$ .

As noted above, 3.5 nm is the  $t_{\text{ox,eff}}$  which we expect from the Ta<sub>2</sub>O<sub>5</sub>/Si system for 7.5 nm Ta<sub>2</sub>O<sub>5</sub>. Assuming that the leakage current of even thinner films continues to be dominated by the SiO<sub>2</sub>-rich interfacial layer, the lower practical limit of  $t_{\text{ox,eff}}$  for the Ta<sub>2</sub>O<sub>5</sub>/Si system is approximately 30 nm. This is the value which one calculates for 5 nm of Ta<sub>2</sub>O<sub>5</sub> (e = 24) on about 2 nm of SiO<sub>2</sub>. Thus, Ta<sub>2</sub>O<sub>5</sub>/Si dielectrics are applicable to 64 Mbyte DRAMs.<sup>12,23</sup>

These films, however, may not be applicable to 256 Mbyte and larger DRAMs which need equivalent oxide thicknesses no greater than 2.5 nm.<sup>20</sup> If  $Ta_2O_5$  is to be used in such applications, then one must find a way to reduce or eliminate the formation of SiO<sub>2</sub> at the  $Ta_2O_5/Si$  interface while still retaining acceptable leakage currents. One way to do this would be to reduce SiO<sub>2</sub> formation with a shorter or lower temperature anneal cycle, though it has been our experience that this reduction leads to higher leakage currents. Another way may be to use rapid thermal anneal (RTA) instead of furnace anneal to reduce  $SiO_2$  formation, although we anticipate that this process has a similar effect on leakage current.

Another way to reduce  $t_{\text{ox,eff}}$  while still retaining acceptable leakage currents may be to place a physical barrier between the  $\text{Ta}_2\text{O}_5$  and the Si that prevents oxidation of the Si, has a high dielectric constant, and has a high enough resistance for acceptably low leakage currents. This barrier

appears to be the most practical solution to the problem. Encouraging work with silicon nitride has been reported in this area20,24 and more needs to be done.

#### Summary and Conclusions

High quality  $Ta_2O_5$  films have been deposited by LPCVD. Tantalum pentaethoxide  $(Ta(OC_2H_5)_5)$  and oxygen were used as reactants. Our results are summarized as follows:

1. The films are stoichiometric as deposited and have carbon contamination levels below the sensitivity of AES.

2. Thickness reproducibility is  $\leq 1\%$  for 10 nm films. Run-vent plumbing is needed to obtain this reproducibility. Across-the-wafer thickness uniformity is  $\leq 1.2\%$  for 150 nm wafers. Wafer temperature variation must be no greater than ±1.5°C.

3. As-deposited and annealed films are highly conformal (>90%) with excellent coverage at the bottom corners of 0.35  $\mu$ m wide  $\times 1.0 \mu$ m deep trenches.

4. As-deposited films are amorphous with smooth surfaces. Annealed films are polycrystalline. The surfaces of 10 nm thick films are characterized by 2 nm high, 1  $\mu$ m diam mounds surrounded by polycrystalline rings. These mounds appear to be nucleation sites, and the rings crystallization fronts.

5. This mound-ring structure could cause device integration problems because capacitors are approximately the same size as the surface structure. This similarity may cause excessive capacitance variation across a wafer.

6. The films must be annealed to obtain acceptable leakage currents. Leakage currents for 10 to 40 nm thick annealed films are independent of gate voltage. They are  $\leq 10^{-9}$  A/cm<sup>2</sup> for a gate voltage of 1.5V.

7. Annealed Ta<sub>2</sub>O<sub>5</sub> films on  $n^+$  <100> Si and  $n^+$  polysilicon exhibit similar electrical behavior.

8. The effective dielectric constant decreases with decreasing Ta<sub>2</sub>O<sub>5</sub> thickness as does the equivalent oxide thickness,  $t_{\text{ox,eff}}$ . The smallest observed  $t_{\text{ox,eff}}$  value was 3.5 nm for 7.5 nm of  $\text{Ta}_2\text{O}_5$  on Si.

9. The leakage current and  $t_{\text{ox,eff}}$  behavior can be explained by the presence of a thin,  ${\approx}2$  nm  ${\rm SiO}_2$  layer at the annealed Ta<sub>2</sub>O<sub>5</sub>/Si interface. This SiO<sub>2</sub> layer dominates the leakage current and  $t_{\text{ox,eff}}$  for thin Ta<sub>2</sub>O<sub>5</sub> films.

10. Due to the presence of the thin  $SiO_2$  layer, the minimum  $t_{\text{ox,eff}}$  for Ta<sub>2</sub>O<sub>5</sub>/Si is on the order of 3 nm. This makes Ta<sub>2</sub>O<sub>5</sub>/Si suitable for 64 Mbyte DRAM use, but may preclude its use in 256 Mbyte DRAMs

11. To obtain lower  $t_{\text{ox,eff}}$  values with Ta<sub>2</sub>O<sub>5</sub>, we probably must incorporate an antioxidation barrier between the Ta<sub>2</sub>O<sub>5</sub> and the Si or polysilicon substrate. This barrier must be thin, have low leakage current, and have a higher dielectric constant than  $SiO_2$ .

#### Acknowledgments

The authors thank M. Paiss, S. Allen, J. Garcia, J. Casillas, J. Britton, C. Koehler, and J. Tachis of Watkins-Johnson Company for their technical support of this project. Special thanks also are due to J. Heard, K. Holmann, and P. T. Nguyen of National Semiconductor Fairchild Research Center (Santa Clara, CA) for process support and to J. Gregg of Advanced Delivery and Chemical Systems, Inc.

(San Jose, CA) for supplying the tantalum pentaethoxide. We also thank J. Heddleson and S. Weinzierl of Solid State Measurements, Inc. (Pittsburgh, PA) for I-V and C-V measurements, B. Drake of Imaging Services, Inc. (Santa Barbara, CA) for AFM images, and D. Su of Signetics/Phillips (Sunnyvale, CA) for TEM images.

Manuscript submitted Nov. 23, 1992; revised manuscript received June 9, 1993.

Watkins-Johnson Company assisted in meeting the publication costs of this article.

#### REFERENCES

- 1. S. Abe, M. Taguchi, and T. Nakamura, Tech. Digest Symp. on VLSI Technol., 90 (1985).
- P. Fazan, H. Chan, and V. Mathews, Semiconductor In-ternational, 15, 108 (May, 1992).
- M. Koyanagi, H. Sunami, N Hashimoto, and M. Ashikawa, *IEDM Tech Digest*, 348 (1978).
- 4. H. Sunami, T. Kure, N. Hashimoto, K Itoh, T. Toyabe, and S. Asai, IEEÉ Trans. Electron Devices, ED-31, 746 (1984)
- 5. J. Yugami, T. Mine, S. Iijima, and A. Hiraiwa, Extended Abstracts 20th Conference on Solid State Devices Materials (Tokyo), p. 173 (1989)
- E. Kaplan, M. Balog, and D. Frohman-Bentchkowsky, This Journal, 123, 1570 (1976).
- 7. G. S. Oehrlein and A. Reisman, J. Appl. Phys., 54, 6502 (1983).
- 8. M. Saitoh, T. Mori, and H. Tamura, IEDM Tech. Digest, 680 (1986).
- 9. Y. Nishioka, S. Kimura, H. Shinriki, and K. Mukai, This Journal, 134, 410 (1987). 10. Y. Nishioka, N. Homma, H. Shinriki, K. Mukai, K. Ya-
- maguchi, A.Uchida, K. Higeta, and K. Ogiue, IEEE Trans. Electron Devices, ED-34, 1957 (1987). 11. S. Banerjee, B. Shen, I. Chen, J. Bohlman, G. Brown,
- and R. Doering, *J. Appl. Phys.*, **65**, 1140 (1989). 12. H. Shinriki, M. Nakata, Y. Nishioka, and K. Mukai,
- IEEE Electron Device Lett., EDL-10, 514 (1989).
- S. Zaima, T. Furuta, Y. Yasuda, and M. Iida, *This Journal*, 137, 1297 (1990).
- 14. C. Isobe and M. Saitoh, Appl. Phys. Lett., 56, 907 (1990).
- 15. H. Shinriki and M. Nakata, IEEE Trans. Electron Devices, ED-38, 455 (1991).
- 16. S. Tanimoto, M. Matsui, K. Kamisako, K. Kuroiwa, and Y. Tarui, This Journal, 139, 320 (1992).
- 17. H. Treichel, Fourth Annual Schumacher Dielectrics and CVD Metallization Symposium, p. 57 (1992)
- R. A. Bowling and G. B. Larrabee, *This Journal*, 136, 497 (1989).
- 19. K. Fujino, Y. Nishimoto, N. Tokumasu, and K. Maeda,
- K. Fujino, I. Hisminico, I., Forminaca, and L. Ling, *ibid.*, **139**, 2282 (1992).
  S. Kamiyama, T. Saeki, H. Mori, and Y. Numasawa, *IEDM Tech. Digest*, 827 (1991).
  S. Kimura, Y. Nishioka, A. Shintani, and K. Mukai, *This Lower of Page 2414* (1982).
- This Journal, 130, 2414 (1983).
- 22. S. Roberts, J. Ryan, and L. Nesbit, ibid., 133, 1405 (1986).
- T. Kaga, T. Kure, H. Shinriki, Y. Kawamoto, F. Murai, T. Nishida, Y. Nakagome, D. Hisamoto, T. Kisu, E. Takeda, and K. Itoh, IEEE Trans. Electron Devices, ED-38, 255 (1991).
- 24. H. Shinriki, Y. Nishioka, Y. Ohji, and K. Mukai, ibid., ED-36, 328 (1989).